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ABSTRACT 
In this paper a CMOS operational amplifier is presented which operates at 2V power supply and 1uA 
input bias current at 0.8 um technology using non conventional mode of operation of MOS  transistors 
and whose input is depended on bias current. The unique behaviour of the MOS transistors in 
subthreshold region not only allows a designer to work at low input bias current but also at low voltage. 
While operating the device at weak inversion results low power dissipation but dynamic range is 
degraded. Optimum balance between power dissipation and dynamic range results when the MOS 
transistors are operated at moderate inversion. Power is again minimised by the application of input 
dependant bias current using feedback loops in the input transistors of the differential pair with two 
current substractors.  In comparison with the reported low power low voltage opamps at 0.8 um 
technology, this opamp has very low standby power consumption with a high driving capability and 
operates at low voltage. The opamp is fairly small (0.0084 mm 2 ) and slew rate is more than other low 
power low voltage opamps reported at 0.8 um technology [1,2]. Vittoz at al [3] reported that slew rate 
can be improved by adaptive biasing technique and power dissipation can be reduced by operating the 
device in weak inversion. Though lower power dissipation is achieved the area required by the circuit is 
very large and speed is too small. So, operating the device in moderate inversion is a good solution. Also 
operating the device in subthreshold region not only allows lower power dissipation but also a lower 
voltage operation is achieved. 
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1. INTRODUCTION 
 
Silicon technology continues to scale to ever smaller transistor sizes to reach the market need to 
include more and more transistors in DRAM and faster processing of microprocessor. While 
such scaling is of great benefit to digital CMOS circuit behavior, analog devices are sometimes 
hampered by smaller device sizes and lowered supply voltage. As the transistor lengths decrease 
in size, the channel modulation has a greater effect and drain current increases more with a 
larger VDS. To develop efficient portable electronic equipment the semiconductor industry has 
pushed the circuit designers towards low voltage power supply and low power consumption of 
circuits [4]. Though new smaller size process technologies offer opportunities to operate at 
higher frequencies consuming less power, for analog circuits, this fact partially applies since it 
is often the case that additional current is needed to keep the same performance when the power 
supply voltage is decreased.  Power dissipation in a circuit can be reduced by reducing either 
supply voltage or total current in the circuit or by reducing the both. As the input current is 
lowered though power dissipation is reduced, dynamic range is degraded. As the supply voltage 
decreases, it also becomes increasingly difficult to keep transistors in saturation with the voltage 
headroom available [5]. Another concern that draws from supply voltage scaling is the threshold 
of the transistor. A decrease in supply voltage without a similar decrease in threshold voltage 
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 2 
leads to biasing issues. Thus, a typical analog design techniques are needed in order to face the 
above issues. 
 
One important design aspect to challenge the low voltage operation is operating the analog 
devices in subthreshold  region. In this paper a CMOS operational amplifier is presented which 
operates at 2V power supply and 1uA input bias current at 0.8 um technology using non 
conventional mode of operation of MOS  transistors and whose input is depended on bias 
current. The unique behaviour of the MOS transistors in subthreshold region not only allows a 
designer to work at low input bias current but also at low voltage. For CMOS analog circuits, 
when the transistors operate in weak inversion region, gm/ID reaches the maximum [6]; hence the 
minimum power consumption can be achieved due to the small quiescent current at the expense 
of large silicon area and slow speed. When MOS transistors operate in strong inversion, 
however, although good frequency response and small area are obtained, non-optimum larger 
power is consumed, and VDS (sat) is high. So, it seems a painful tradeoff question between high 
and low power [7]. The best tradeoff among area, power and speed is achieved when the 
transistors work in moderate inversion region [8,9,10]. To reduce the current in the circuit the 
input is made bias dependant using feedback loops in the input transistors of the differential pair 
with two current substractors. 
 
The reported low power low voltage amplifiers using classical schemes [11,12,13] have good 
small signal characteristics but their slew rate is small. By using the above techniques slew rate 
is improved, as well as lower power dissipation is achieved. Also as the transistors are operated 
at weak and moderate inversion of MOS transistor, the opamp operates at low power as well as 
low voltage.  
 
2. PRINCIPLE 
The basic transconductance amplifier used is shown in fig. 1. When a voltage is applied across 
the inputs of the opamp the currents I1 and I2 become different. The bias current of the amplifier 
is made signal dependent by adding an additional current source to the main tail current source 
which realizes BIAS 1 2I +A.| I -I | , A is current feedback factor (normally A<1). 
 
The additional current source is realized by two substractors (Fig. 2). When I2>I1, the 
substractor draw a current 2 1A.| I -I | , otherwise it keeps drawing zero current.  
 
Fig. 3 shows the implementation of adaptive biasing into the OTA of fig 1. If there is no 
disturbance at the virtual ground, I1=I2 and the total bias current is thus BIASI . When a signal is 
applied, the total bias current become BIAS 1 2I +A.| I -I | .  
 
Maximum total current available through M1 occurs when M2 is off. Positive feedback exits 
through the loop M1, M3, M11, M18. Initially, when M2 shuts off, the current in M1, M3 is 
IBIAS. This is mirrored in M11, M16 and the current through M18 is thus A.IBIAS. At a particular 
instant of time, the tail current, which flows through M1, is now  IBIAS +A.IBIAS , Provided that 
MOSFETS M1,M3,M18 remains in saturation, this current circles back around the positive 
feedback loop and increases by A. This continues, resulting in a final or total tail current of 
  
ITOTAL = IBIAS. (1+A+A2+A3+…)               (1) 
 
If A<1, eqn (1) can be written as  
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 3 
BIAS
TOTAL
II =
1-A
                                         (2) 
 
If A=0, ie M18 does not exist, then there is no adaptive biasing and the total tail current is IBIAS. 
 
Since the tail current limits the slew rate, when the amplifier is driving a capacitive load, 
making A equal to one eliminates slew rate limitation while at the same time not increasing 
static power dissipation.  
 
 
 
 
Fig. 1 The basic transconductance amplifier 
 
 
 
 
 
Fig 2 Current Substractor realizing A. (I2-I1) 
 
Fig 3  Block diagram of low voltage low power opamp 
 
 
Available Output current 
By using the current formula for the weak inversion region [14,15] the following equations can 
be derived.  
             
1 2 in T
BIAS in T
1
in T
I  =I .exp (V /(n . V )                                             (3)
I .exp (V /(n . V )I  = (4)(A+1)-(A-1).exp (V /(n . V )
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The current flowing in the load capacitor, IOUT is b times the difference between 1I  and 2I .                          
( )BIAS in T
OUT
in T
I . exp (V /(n . V )-1
I  = .(A+1)-(A-1).exp (V /(n . V ) b                       (5) 
b is the ratio between the current in the second and the first stage. Vin is the voltage across the 
inputs of the amplifier. n is the slope factor in weak inversion. VT=kT/q, thermal voltage. 
 
When the transistor is operated in moderate inversion the equation is somewhat complicated for 
hand calculation. BSIM3v3 model provides one equation for all regions with good accuracy 
[7,8]. 
                 
2.1. Simulated Results 
Circuit operating conditions 
Operating Temperature = room temperature 
Power supply= 2V, Input bias current =1 uA, Cload =5 pf 
 
The simulating specs of the opamp (after post parasitic simulation) are listed in table 1.  
 
TABLE I 
 
 
 
2.2. Simulated Curves 
Fig. 4 shows the DC transfer curve, DC output voltage versus DC input voltage in open loop 
configuration. The offset voltage is very small 0.04 mV, which is desirable. 
Parameter Simulated  Value 
DC gain 61.11dB 
UGB 1.09 MHZ 
Input Bias Current 1uA 
Total Power Dissipation 16.8 uW 
Phase Margin 61 o  
ICMR 0.16 V-1.87 V 
Input Offset Voltage 0.042144 mV 
Output Swing 0.115 V-1.88 V 
Common Mode Gain 0.0084673dB 
CMRR 60.3 dB 
Slew Rate(Rise/Fall) 2.84 V/us,2.85 V/us 
PSRR(+/-) 108dB,110dB 
Settling Time(Rise/Fall)(1%) 0.9 us / 0.92 us 
Noise 1.2 uV/ HZ (At 1 MHZ) 
Area 0.0084  mm 2  
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 5 
Fig. 5 shows the Gain curve, DC gain in dB versus frequency in Hz (in log scale) & Phase 
Margin of  opamp in open loop. The DC gain of the opamp is 61.11dB, Phase margin, 61O and 
Unity gain bandwidth is 1.09 MHZ  which is good for low power low voltage opamp. Fig. 6 
shows the output voltage swing of the opamp  over which the output voltage can swing while 
still maintaining same high gain characteristics. The output swing of the opamp (0.115 V-1.88 
V) is excellent. It is very near to the supply rails. Fig 7 shows the Input common mode range 
(ICMR) of the opamp over which the input common mode signal can vary. The ICMR of the 
opamp is 0.16 V-1.87 V, which is excellent and very near the supply rails. Fig 8 shows the  
Slew Rate of  the opamp which gives the output voltage rate. Settling time, the time needed for 
the output of the opamp to reach a final value when excited by a small signal can be found from 
the same characteristic. The Slew Rate of the opamp is  2.85 V/uS, which is quite good as 
compared to other low power oamps. The  Settling Time of the opamp is 0.9 us. Fig 10  shows 
IOUT/IBIAS Vs VIN/nVT  & supply current vs VIN of  opamp for A=1. If A>1 , the maximum load 
current become unlimited, so that the amplifier will never slew. The maximum possible output 
current will be determined by the beta’s of the transistors and the supply voltage. 
 
 
 
 
 
Fig. 4 Open loop Transfer characteristics 
 
 
 
Fig. 5 Gain & Phase Margin of  opamp 
 
 
 
 
Fig: 6 Output Voltage Swing of opamp 
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Fig 7 ICMR of the opamp 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig 8  Slew Rate (+ve & -ve) of opamp 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
Fig  9  PSRR of opamp 
 
 
 
 
 
Fig 10  IOUT/IBIAS Vs VIN/nVT  & supply current vs VIN of  opamp 
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 7 
2.7. Layout 
 
The layout of my circuit shown in Fig [11] is done using professional software Mentor 
Graphics. The layout has area 0.0084 mm 2 , which is fairly small as compared to other low 
power opamps [6]. The  layout is both DRC and LVS clean. Parasitic extraction and Post 
simulation is performed successfully. 
 
 
 
 
Fig. 11  Layout of 2V 1uA opamp 
 
3. CONCLUSIONS 
The amplifier presented in this paper operates at weak and moderate inversion and regulates its 
bias current. When a signal is applied the current in the amplifier increases so that these 
amplifiers have very high driving current. As the opamp works at weak and moderate inversion, 
low power as well as low voltage can be achieved. Moreover, best tradeoff among area, power 
and speed is achieved when the transistors work in moderate inversion region. Its slew rate is 
higher than reported low power low voltage amplifiers at 0.8 um technology. Also its size is 
fairly small. The simulations and layout is done using professional software Mentor Graphics. 
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